Design a simple ALU and draw its logical block diagram

Given the ALU pseudo code below, write the Verilog code and draw its logical block diagram using only 1 full adder, bitwise OR/AND, and as fewer MUXes as possible.

Verilog implementation should be straightforward:

Continue reading → Design a simple ALU and draw its logical block diagram