4.1. High Level Synthesis (HLS)

4.2. RTL Synthesis Flow

4.3. Lint Flow

4.4. CDC Flow

4.5. RDC Flow

4.6. LEC Flow

4.7. Design Constraints

4.8. Low Power Design