This code infers a 3-to-1 1-bit MUX with a 1-bit latch. The latch will be inferred as s=2’b11 is not specified in the code.

Draw the logical block diagram which the following Verilog code is synthesized to

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.