SVA is an important formal verification tool, that should be mastered by both designer and verification engineers.

Doulos has a page, perfectly illustrate how to write SVAs. We recommend interviewees to fully digest the content in that page.

In addition, SystemVerilog provides various of built-in methods, to aid and simplify SVA writing. We recommend interviewees to refer to this page.

Leave a Reply

This site uses Akismet to reduce spam. Learn how your comment data is processed.