Skip to content
Chipress Academy

Chipress Academy

LeetCode for Hardware Engineering, ASIC/FPGA/VLSI Digital Design and Verification Engineer

  • Welcome
  • Blog
    • Interview Questions
      • 1. Architectural Design and Prototype
      • 2. Micro-architecture Design
      • 3. Design Verification
      • 4. Integration and Synthesis
      • 5. Physical Design
      • 6. Tape-out and Silicon Debug
    • Coding Questions
    • Projects
    • Discussion Forum
  • About
  • Contact
Posted on 2019-04-132019-04-14

Design a single-port synchronous RAM (Read first)

by Chipress.In Amazon, ASIC Design Engineer, Design Verification Engineer, Facebook, FPGA Design Engineer, Google.4 Comments on Design a single-port synchronous RAM (Read first)