by Different synthesis tools would infer single-port/dual-port memory blocks in various modes, such as read-first, write-first, and read through.
Answer:
|
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 |
// Design a single-port synchronous RAM (Read first) module ram_readfirst #(parameter addressWidth = 5, dataWidth = 32) (input clk, we, en, input [addressWidth-1:0] address, input [dataWidth-1:0] din, output reg [dataWidth-1:0] dout); reg [dataWidth-1:0] RAM [2**addressWidth-1:0]; always @ (posedge clk) begin if (en) begin if (we) RAM[address] <= din; dout <= RAM[address]; end end endmodule |
Related Questions:
- Design a single-port synchronous RAM (Write first)
- Design single and dual-port asynchronous read RAM
- Design a synchronous ROMs using BlockRAM
- Design a dual-port RAM with two clocks from different clock domains
4 Comments